A 3 GHZ 2V ANALOG PLL AT 0.18UM CMOS TECHNOLOGY.
- Published in:
- i-Manager's Journal on Electronics Engineering, 2013, v. 4, n. 1, p. 35
- By:
- Publication type:
- Article
Works matching IS 22297286 AND DT 2013 AND VI 4 AND IP 1
Results: 5
1
2
A SURVEY OF NEW RECONFIGURABLE ARCHITECTURES FOR IMPLEMENTING FIR FILTERS WITH LOW COMPLEXITY.
- Published in:
- i-Manager's Journal on Electronics Engineering, 2013, v. 4, n. 1, p. 24, doi. 10.26634/jele.4.1.2513
- By:
- Publication type:
- Article
3
PERFORMANCE ANALYSIS OF LOW-DENSITY PARITY-CHECK CODES FOR M-QAM SYSTEMS.
- Published in:
- i-Manager's Journal on Electronics Engineering, 2013, v. 4, n. 1, p. 18, doi. 10.26634/jele.4.1.2511
- By:
- Publication type:
- Article
4
BINARY MORPHOLOGY WITH IMAGE COMPRESSION AND CRYPTOGRAPHY.
- Published in:
- i-Manager's Journal on Electronics Engineering, 2013, v. 4, n. 1, p. 11, doi. 10.26634/jele.4.1.2509
- By:
- Publication type:
- Article
5
PERFORMANCE COMPARISON OF CARBON NANOTUBE, GRAPHENE NANO RIBON AND SILICON NANOWIRE TRANSISTORS.
- Published in:
- i-Manager's Journal on Electronics Engineering, 2013, v. 4, n. 1, p. 1, doi. 10.26634/jele.4.1.2508
- By:
- Publication type:
- Article