ULTRA-LOW VOLTAGE TECHNOLOGIES FOR ENERGY-EFFICIENT SPECIAL-PURPOSE HARDWARE ACCELERATORS.
- Published in:
- Intel Technology Journal, 2009, v. 13, n. 4, p. 102
- By:
- Publication type:
- Article
Works matching IS 1535864X AND DT 2009 AND VI 13 AND IP 4
Results: 8
1
2
LESSONS LEARNED FROM THE 80-CORE TERA-SCALE RESEARCH PROCESSOR.
- Published in:
- Intel Technology Journal, 2009, v. 13, n. 4, p. 118
- By:
- Publication type:
- Article
3
A PROGRAMMING MODEL FOR HETEROGENEOUS INTEL X86.
- Published in:
- Intel Technology Journal, 2009, v. 13, n. 4, p. 42
- By:
- Publication type:
- Article
4
TERA-SCALE MEMORY CHALLENGES AND SOLUTIONS.
- Published in:
- Intel Technology Journal, 2009, v. 13, n. 4, p. 80
- By:
- Publication type:
- Article
5
FLEXIBLE AND ADAPTIVE ON-CHIP INTERCONNECT FOR TERA-SCALE ARCHITECTURES.
- Published in:
- Intel Technology Journal, 2009, v. 13, n. 4, p. 62
- By:
- Publication type:
- Article
6
HARDWARE AND SOFTWARE APPROACHES FOR DETERMINISTIC MULTI-PROCESSOR REPLAY OF CONCURRENT PROGRAMS.
- Published in:
- Intel Technology Journal, 2009, v. 13, n. 4, p. 20
- By:
- Publication type:
- Article
7
A DESIGN PATTERN LANGUAGE FOR ENGINEERING (PARALLEL) SOFTWARE.
- Published in:
- Intel Technology Journal, 2009, v. 13, n. 4, p. 6
- By:
- Publication type:
- Article
8
FOREWORD.
- Published in:
- Intel Technology Journal, 2009, v. 13, n. 4, p. 4
- By:
- Publication type:
- Article