Timing Analysis and Optimization for DSM IC--Guest Editorial.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 555, doi. 10.1080/1065514021000012174
- By:
- Publication type:
- Article
Works matching IS 1065514X AND DT 2002 AND VI 15 AND IP 3
Results: 11
1
2
Using Temporal and Functional Information in Crosstalk Aware Static Timing Analysis.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 647, doi. 10.1080/1065514021000012264
- By:
- Publication type:
- Article
3
Improving the Timing of Extended Finite State Machines Via Catalyst.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 629, doi. 10.1080/1065514021000012246
- By:
- Publication type:
- Article
4
Timing Challenges for Very Deep Sub-Micron (VDSM) IC.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 557, doi. 10.1080/1065514021000012183
- By:
- Publication type:
- Article
5
Energy Efficient Signaling in Deep-submicron Technology.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 563, doi. 10.1080/1065514021000012192
- By:
- Publication type:
- Article
6
Accurate Coupling-centric Timing Analysis Incorporating Temporal and Functional Isolation.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 605, doi. 10.1080/1065514021000012228
- By:
- Publication type:
- Article
7
Timing-Driven-Testable Convergent Tree Adders.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 637, doi. 10.1080/1065514021000012255
- By:
- Publication type:
- Article
8
A New Characterization Method for Delay and Power Dissipation of Standard Library Cells.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 667, doi. 10.1080/1065514021000012273
- By:
- Publication type:
- Article
9
Simultaneous Buffer-sizing and Wire-sizing for Clock Trees Based on Lagrangian Relaxation.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 587, doi. 10.1080/1065514021000012200
- By:
- Publication type:
- Article
10
CMOS Delay and Power Model Equations for Simultaneous Transistor and Interconnect Wire Analysis and Optimization.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 619, doi. 10.1080/1065514021000012237
- By:
- Publication type:
- Article
11
Performance Driven Global Routing Through Gradual Refinement.
- Published in:
- VLSI Design, 2002, v. 15, n. 3, p. 595, doi. 10.1080/1065514021000012219
- By:
- Publication type:
- Article