EDITORIAL NOTE.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 107, doi. 10.1142/S012962649300054X
- Publication type:
- Article
Works matching IS 01296264 AND DT 1993 AND VI 3 AND IP 2
Results: 13
1
2
NOVEL PIPELINING AND PROCESSOR ALLOCATION STRATEGY FOR MONOID COMPUTATIONS ON UNSHUFFLE-EXCHANGE NETWORKS.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 189, doi. 10.1142/S012962649300023X
- By:
- Publication type:
- Article
3
EFFICIENT PARALLEL ALGORITHMS FOR FINDING CHORDLESS CYCLES IN GRAPHS.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 165, doi. 10.1142/S0129626493000204
- By:
- Publication type:
- Article
4
ERRATUM: "AN IMPROVEMENT OF THE MAEKAWA'S MUTUAL EXCLUSION ALGORITHM TO MAKE IT FAULT-TOLERANT".
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 205, doi. 10.1142/S0129626493000551
- By:
- Publication type:
- Article
5
A PRACTICAL PLATFORM FOR CREW EMULATION.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 139, doi. 10.1142/S0129626493000174
- By:
- Publication type:
- Article
6
A PARALLEL ALGORITHM TO GENERATE N-ARY REFLECTED GRAY CODES IN A LINEAR ARRAY WITH RECONFIGURABLE BUS SYSTEM.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 157, doi. 10.1142/S0129626493000198
- By:
- Publication type:
- Article
7
AN EFFICIENT PROCESSOR ALLOCATION FOR NESTED PARALLEL LOOPS ON DISTRIBUTED MEMORY HYPERCUBES.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 179, doi. 10.1142/S0129626493000228
- By:
- Publication type:
- Article
8
DISTRIBUTED FAULT DIAGNOSIS OF A RING OF PROCESSORS.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 195, doi. 10.1142/S0129626493000241
- By:
- Publication type:
- Article
9
EMBEDDING MESHES OF d-ARY TREES INTO DE BRUIJN GRAPHS.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 115, doi. 10.1142/S0129626493000150
- By:
- Publication type:
- Article
10
A CONSTANT TIME ALGORITHM FOR REDUNDANCY ELIMINATION IN TASK GRAPHS ON PROCESSOR ARRAYS WITH RECONFIGURABLE BUS SYSTEMS.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 171, doi. 10.1142/S0129626493000216
- By:
- Publication type:
- Article
11
A COMPARISON OF MESHES WITH STATIC BUSES AND HALF-DUPLEX WRAP-AROUNDS.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 109, doi. 10.1142/S0129626493000149
- By:
- Publication type:
- Article
12
PROBLEM HEAPS AND THEIR EVALUATION.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 147, doi. 10.1142/S0129626493000186
- By:
- Publication type:
- Article
13
TIME LOWER BOUNDS FOR PERMUTATION ROUTING ON MULTI-DIMENSIONAL BUSED MESHES.
- Published in:
- Parallel Processing Letters, 1993, v. 3, n. 2, p. 129, doi. 10.1142/S0129626493000162
- By:
- Publication type:
- Article