Found: 2
Select item for more details and to access through your institution.
General SPICE Modeling Procedure for Double-Gate Tunnel Field-Effect Transistors.
- Published in:
- Journal of Information & Communication Convergence Engineering, 2016, v. 14, n. 2, p. 115, doi. 10.6109/jicce.2016.14.2.115
- By:
- Publication type:
- Article
Demonstration of Unified Memory in FinFETs.
- Published in:
- International Journal of High Speed Electronics & Systems, 2014, v. 23, n. 3/4, p. 1, doi. 10.1142/S0129156414500190
- By:
- Publication type:
- Article