A reduced reference spur multiplying delay-locked loop.Published in:International Journal of Circuit Theory & Applications, 2016, v. 44, n. 8, p. 1620, doi. 10.1002/cta.2176By:Wang, Xin Jie;Kwasniewski, TadeuszPublication type:Article