Works matching DE "COMPLEMENTARY metal oxide semiconductor noise"
Results: 4
Advantageous Sampling of Correlated Current Signals to Supress Fixed-Pattern Noise in CMOS Imagers.
- Published in:
- Journal of Integrated Circuits & Systems, 2017, v. 12, n. 1, p. 47, doi. 10.29292/jics.v12i1.450
- By:
- Publication type:
- Article
Analysis and Design of a Low Noise Shunt-Shunt CMOS Transimpedance Amplifier for 10 Gbps Optoelectronic Receivers.
- Published in:
- Journal of Integrated Circuits & Systems, 2017, v. 12, n. 1, p. 7, doi. 10.29292/jics.v12i1.445
- By:
- Publication type:
- Article
Current Comparison Domino based CHSK Domino Logic Technique for Rapid Progression and Low Power Alleviation.
- Published in:
- International Journal of Electrical & Computer Engineering (2088-8708), 2017, v. 7, n. 5, p. 2468, doi. 10.11591/ijece.v7i5.pp2468-2473
- By:
- Publication type:
- Article
Design and Analysis of Low Noise Optimization Amplifier Using Reconfigurable Slotted Patch Antenna.
- Published in:
- Wireless Personal Communications, 2017, v. 97, n. 4, p. 5185, doi. 10.1007/s11277-017-4774-2
- By:
- Publication type:
- Article