Works matching DE "ADDERS (Digital electronics)"
Results: 81
An optimized embedded adder for digital signal processing applications.
- Published in:
- Turkish Journal of Electrical Engineering & Computer Sciences, 2016, v. 24, n. 6, p. 5224, doi. 10.3906/elk-1412-140
- By:
- Publication type:
- Article
A Study on 2D 2-Dot 1-Electron QCA Based Full Adder and Ripple Carry Adder Design.
- Published in:
- Nanosistemi, Nanomateriali, Nanotehnologii, 2018, v. 16, n. 2, p. 289
- By:
- Publication type:
- Article
An Architecture of 2-Dimensional 4-Dot 2-Electron QCA Full Adder and Subtractor with Energy Dissipation Study.
- Published in:
- Active & Passive Electronic Components, 2018, p. 1, doi. 10.1155/2018/5062960
- By:
- Publication type:
- Article
Efficient Fused MAC Unit Using Multi-Operand Parallel Prefix Adder.
- Published in:
- Radioelectronics & Communications Systems, 2022, v. 65, n. 4, p. 213, doi. 10.3103/S0735272722040057
- By:
- Publication type:
- Article
Binary Implementation of Parallel Ternary Full Adder and Subtractor.
- Published in:
- International Review on Computers & Software, 2012, v. 7, n. 2, p. 495
- By:
- Publication type:
- Article
Principle and design of ternary optical accumulator implementing M-k-B addition.
- Published in:
- Optical Engineering, 2014, v. 53, n. 9, p. 1, doi. 10.1117/1.OE.53.9.095108
- By:
- Publication type:
- Article
A MODIFIED PARTIAL PRODUCT GENERATOR FOR BINARY MULTIPLIERS USING DIFFERENT ADDERS.
- Published in:
- i-Manager's Journal on Electronics Engineering, 2016, v. 6, n. 3, p. 21, doi. 10.26634/jele.6.3.5956
- By:
- Publication type:
- Article
DESIGN OF FIR FILTER FOR EFFICIENT FPGA IMPLEMENTATION.
- Published in:
- i-Manager's Journal on Electronics Engineering, 2015, v. 5, n. 3, p. 1, doi. 10.26634/jele.5.3.3392
- By:
- Publication type:
- Article
DESIGN OF RIPPLE CARRY ADDER USING CONSTANT DELAY.
- Published in:
- i-Manager's Journal on Electronics Engineering, 2014, v. 4, n. 3, p. 29, doi. 10.26634/jele.4.3.2678
- By:
- Publication type:
- Article
Comparative Analysis of 8-Bit Adder Cells Using CLRCL Full Adder Logic.
- Published in:
- GSTF Journal on Computing, 2014, v. 3, n. 4, p. 104, doi. 10.7603/s40601-013-0046-5
- By:
- Publication type:
- Article
Formal Analysis of Hybrid Prefix/Carry-Select Arithmetic Systems.
- Published in:
- Computer Journal, 2011, v. 54, n. 6, p. 894, doi. 10.1093/comjnl/bxq048
- By:
- Publication type:
- Article
Limited Carry-Propagate Multiply-Accumulate Unit Design for Reconfigurable Systems.
- Published in:
- Electronics & Electrical Engineering, 2017, v. 23, n. 2, p. 36, doi. 10.5755/j01.eie.23.2.17997
- By:
- Publication type:
- Article
4-bit Brent Kung Parallel Prefix Adder Simulation Study Using Silvaco EDA Tools.
- Published in:
- International Journal of Simulation: Systems, Science & Technology, 2012, v. 13, n. 3A, p. 51
- By:
- Publication type:
- Article
Fast arithmetic in algorithmic self-assembly.
- Published in:
- Natural Computing, 2016, v. 15, n. 1, p. 115, doi. 10.1007/s11047-015-9512-7
- By:
- Publication type:
- Article
Low Cost FPGA Implementation of RFIR Filter Based on a Radix-4 Algorithm.
- Published in:
- International Journal of Intelligent Engineering & Systems, 2018, v. 11, n. 5, p. 331, doi. 10.22266/ijies2018.1031.30
- By:
- Publication type:
- Article
A Low Power VLSI Implementation of Reconfigurable FIR Filter Using Carry Bypass Adder.
- Published in:
- International Journal of Intelligent Engineering & Systems, 2018, v. 11, n. 2, p. 225, doi. 10.22266/ijies2018.0430.25
- By:
- Publication type:
- Article
A General Design Methodology for Synchronous Early-Completion-Prediction Adders in Nano-CMOS DSP Architectures.
- Published in:
- VLSI Design, 2013, p. 1, doi. 10.1155/2013/785281
- By:
- Publication type:
- Article
FPGA Fault Tolerant Arithmetic Logic: A Case Study Using Parallel-Prefix Adders.
- Published in:
- VLSI Design, 2013, p. 1, doi. 10.1155/2013/382682
- By:
- Publication type:
- Article
Faster and Energy-Efficient Signed Multipliers.
- Published in:
- VLSI Design, 2013, p. 1, doi. 10.1155/2013/495354
- By:
- Publication type:
- Article
Design of Low Power Multiplier with Energy Efficient Full Adder Using DPTAAL.
- Published in:
- VLSI Design, 2013, p. 1, doi. 10.1155/2013/157872
- By:
- Publication type:
- Article
Redundant Logic Insertion and Latency Reduction in Self-Timed Adders.
- Published in:
- VLSI Design, 2012, p. 1, doi. 10.1155/2012/575389
- By:
- Publication type:
- Article
Two Low Power and High Efficient Full Adder Cells Based on CNTFET Technology.
- Published in:
- International Journal of Nanoelectronics & Materials, 2018, v. 11, n. 3, p. 321
- By:
- Publication type:
- Article
Optimally Factored IFIR Filters.
- Published in:
- Circuits, Systems & Signal Processing, 2019, v. 38, n. 1, p. 259, doi. 10.1007/s00034-018-0857-x
- By:
- Publication type:
- Article
Area-Efficient Dual-Mode Fused Floating-Point Three-Term Adder.
- Published in:
- Circuits, Systems & Signal Processing, 2019, v. 38, n. 1, p. 173, doi. 10.1007/s00034-018-0848-y
- By:
- Publication type:
- Article
Performance of CSE Techniques for Designing Multiplier-Less FIR Filter Using Evolutionary Algorithms.
- Published in:
- Circuits, Systems & Signal Processing, 2018, v. 37, n. 6, p. 2574, doi. 10.1007/s00034-017-0679-2
- By:
- Publication type:
- Article
A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology.
- Published in:
- Circuits, Systems & Signal Processing, 2015, v. 34, n. 3, p. 739, doi. 10.1007/s00034-014-9887-1
- By:
- Publication type:
- Article
Erratum to: A Symmetric, Multi-Threshold, High-Speed and Efficient-Energy 1-Bit Full Adder Cell Design Using CNFET Technology.
- Published in:
- 2015
- By:
- Publication type:
- Erratum
A Tutorial on Multiplierless Design of FIR Filters: Algorithms and Architectures.
- Published in:
- Circuits, Systems & Signal Processing, 2014, v. 33, n. 6, p. 1689, doi. 10.1007/s00034-013-9727-8
- By:
- Publication type:
- Article
Designing Dynamic Carry Skip Adders: Analysis and Comparison.
- Published in:
- Circuits, Systems & Signal Processing, 2014, v. 33, n. 4, p. 1019, doi. 10.1007/s00034-013-9688-y
- By:
- Publication type:
- Article
A Novel CNTFET-based Ternary Full Adder.
- Published in:
- Circuits, Systems & Signal Processing, 2014, v. 33, n. 3, p. 665, doi. 10.1007/s00034-013-9672-6
- By:
- Publication type:
- Article
DLPA: Discrepant Low PDP 8-Bit Adder.
- Published in:
- Circuits, Systems & Signal Processing, 2013, v. 32, n. 1, p. 1, doi. 10.1007/s00034-012-9438-6
- By:
- Publication type:
- Article
Novel, low-supply, differential XOR/XNOR with rail-to-rail swing, for hamming-code generation.
- Published in:
- International Journal of Electronics Letters, 2018, v. 6, n. 3, p. 272, doi. 10.1080/21681724.2017.1357761
- By:
- Publication type:
- Article
Delay Comparison for 16x16 Vedic Multiplier Using RCA and CLA.
- Published in:
- International Journal of Electrical & Computer Engineering (2088-8708), 2016, v. 6, n. 3, p. 1205, doi. 10.11591/ijece.v6i3.9457
- By:
- Publication type:
- Article
Design of novel efficient adder and subtractor for quantum-dot cellular automata.
- Published in:
- International Journal of Circuit Theory & Applications, 2015, v. 43, n. 10, p. 1446, doi. 10.1002/cta.2019
- By:
- Publication type:
- Article
A framework for high-speed parallel-prefix adder performance evaluation and comparison.
- Published in:
- International Journal of Circuit Theory & Applications, 2015, v. 43, n. 10, p. 1474, doi. 10.1002/cta.2020
- By:
- Publication type:
- Article
Simplified carry save adder-based array multiplier scheme and circuits design.
- Published in:
- International Journal of Circuit Theory & Applications, 2015, v. 43, n. 9, p. 1226, doi. 10.1002/cta.1998
- By:
- Publication type:
- Article
Design of high-speed low-power parallel-prefix adder trees in nanometer technologies.
- Published in:
- International Journal of Circuit Theory & Applications, 2014, v. 42, n. 7, p. 731, doi. 10.1002/cta.1886
- By:
- Publication type:
- Article
A Fault Tolerant Adder Based On Alternative Computation.
- Published in:
- International Journal of Design, Analysis & Tools for Integrated Circuits & Systems, 2012, v. 3, n. 1, p. 14
- By:
- Publication type:
- Article
Implementing a one-bit reversible full adder using quantum-dot cellular automata.
- Published in:
- Quantum Information Processing, 2014, v. 13, n. 9, p. 2127, doi. 10.1007/s11128-014-0782-2
- By:
- Publication type:
- Article
Design And Analysis Of 1-Bit Full Adder Using Cntfets.
- Published in:
- Journal of VLSI Circuits & Systems (JVCS), 2020, v. 2, n. 1, p. 14, doi. 10.31838/jvcs/02.01.04
- By:
- Publication type:
- Article
Energy Efficient and Low Power Rca Based Full Adder.
- Published in:
- Journal of VLSI Circuits & Systems (JVCS), 2020, v. 2, n. 1, p. 6, doi. 10.31838/jvcs/02.01.02
- By:
- Publication type:
- Article
DEDICATED HARDWARE FOR COMPLEX MATHEMATICAL OPERATIONS.
- Published in:
- Computing & Informatics, 2016, v. 35, n. 6, p. 1438
- By:
- Publication type:
- Article
Fully pipelined CORDIC-based inverse kinematic FPGA design for biped robots.
- Published in:
- Electronics Letters (Wiley-Blackwell), 2015, v. 51, n. 16, p. 1241, doi. 10.1049/el.2015.1604
- By:
- Publication type:
- Article
Area efficient floating-point FFT butterfly architectures based on multi-operand adders.
- Published in:
- Electronics Letters (Wiley-Blackwell), 2015, v. 51, n. 12, p. 895, doi. 10.1049/el.2015.0342
- By:
- Publication type:
- Article
Unified architecture for 2, 3, 4, 5, and 7-point DFTs based on Winograd Fourier transform algorithm.
- Published in:
- Electronics Letters (Wiley-Blackwell), 2013, v. 49, n. 5, p. 1, doi. 10.1049/el.2012.0577
- By:
- Publication type:
- Article
Low Power and Area Efficient 2C Multiply-Accumulate Unit and Its Application to a DTMAC Unit.
- Published in:
- International Journal of Advanced Research in Computer Science, 2012, v. 3, n. 6, p. 45
- By:
- Publication type:
- Article
SPEED COMPARISON OF THE ADDERS IN FPGA.
- Published in:
- Science & Military Journal, 2013, v. 8, n. 1, p. 18
- By:
- Publication type:
- Article
Modular Adder Designs Using Optimal Reversible and Fault Tolerant Gates in Field-Coupled QCA Nanocomputing.
- Published in:
- International Journal of Theoretical Physics, 2018, v. 57, n. 5, p. 1356, doi. 10.1007/s10773-018-3664-z
- By:
- Publication type:
- Article
A Three-Layer Full Adder/Subtractor Structure in Quantum-Dot Cellular Automata.
- Published in:
- International Journal of Theoretical Physics, 2017, v. 56, n. 9, p. 2848, doi. 10.1007/s10773-017-3453-0
- By:
- Publication type:
- Article
On Design of Parity Preserving Reversible Adder Circuits.
- Published in:
- International Journal of Theoretical Physics, 2016, v. 55, n. 12, p. 5118, doi. 10.1007/s10773-016-3133-5
- By:
- Publication type:
- Article