Found: 1
Select item for more details and to access through your institution.
DESIGN OF LOW POWER 2-D MULTIPLIER USING 2-D BYPASSING TECHNIQUE.
- Published in:
- International Journal on Intelligent Electronics Systems, 2013, v. 7, n. 2, p. 37, doi. 10.18000/ijies.30130
- By:
- Publication type:
- Article