Found: 1
Select item for more details and to access through your institution.
Development an efficient AXI-interconnect unit between set of customized peripheral devices and an implemented dual-core RISC-V processor.
- Published in:
- Journal of Supercomputing, 2023, v. 79, n. 15, p. 17000, doi. 10.1007/s11227-023-05304-1
- By:
- Publication type:
- Article