Works matching DE "COMPUTER simulation of electronic circuits"
Results: 14
Gramian-based model order reduction of parameterized time-delay systems.
- Published in:
- International Journal of Circuit Theory & Applications, 2014, v. 42, n. 7, p. 687, doi. 10.1002/cta.1884
- By:
- Publication type:
- Article
Analogue circuit design methodology using self-cascode structures.
- Published in:
- Electronics Letters (Wiley-Blackwell), 2013, v. 49, n. 9, p. 1, doi. 10.1049/el.2013.0554
- By:
- Publication type:
- Article
Analysis of earth faults in the MV grid using the EMTP-ATP program.
- Published in:
- Przegląd Elektrotechniczny, 2019, v. 95, n. 2, p. 146, doi. 10.15199/48.2019.02.32
- By:
- Publication type:
- Article
Modelling of BLDC motor with different fashions of winding connection.
- Published in:
- Przegląd Elektrotechniczny, 2019, v. 95, n. 2, p. 92, doi. 10.15199/48.2019.02.21
- By:
- Publication type:
- Article
Benefits of Partitioning in a Projection-based and Realizable Model-order Reduction Flow.
- Published in:
- Journal of Electronic Testing, 2014, v. 30, n. 3, p. 271, doi. 10.1007/s10836-014-5451-y
- By:
- Publication type:
- Article
High Efficiency Time Redundant Hardened Latch for Reliable Circuit Design.
- Published in:
- Journal of Electronic Testing, 2013, v. 29, n. 4, p. 537, doi. 10.1007/s10836-013-5384-x
- By:
- Publication type:
- Article
Incorporating feedforward action into self-optimising control policies.
- Published in:
- Canadian Journal of Chemical Engineering, 2014, v. 92, n. 1, p. 90, doi. 10.1002/cjce.21783
- By:
- Publication type:
- Article
Analysis Simulation & Hardware Designing of Digital Systems.
- Published in:
- International Transactions in Applied Sciences, 2011, v. 3, n. 3, p. 381
- By:
- Publication type:
- Article
A Unified Delay, Power and Crosstalk Model for Current Mode Signaling Multiwall Carbon Nanotube Interconnects.
- Published in:
- Circuits, Systems & Signal Processing, 2018, v. 37, n. 4, p. 1359, doi. 10.1007/s00034-017-0614-6
- By:
- Publication type:
- Article
Second-order charge-sampling structure utilising passive scheme to implement complex conjugate poles.
- Published in:
- Electronics Letters (Wiley-Blackwell), 2016, v. 52, n. 12, p. 1015, doi. 10.1049/el.2016.0668
- By:
- Publication type:
- Article
LUT-oriented dual-rail quasi-delay-insensitive logic synthesis.
- Published in:
- Electronics Letters (Wiley-Blackwell), 2014, v. 50, n. 7, p. 1, doi. 10.1049/el.2014.0242
- By:
- Publication type:
- Article
Delay model for dynamically switching coupled RLC interconnects.
- Published in:
- European Physical Journal - Applied Physics, 2014, v. 66, n. 1, p. 00, doi. 10.1051/epjap/2014130375
- By:
- Publication type:
- Article
Application of the Averaged Model of the Diode-transistor Switch for Modelling Characteristics of a Boost Converter with an IGBT.
- Published in:
- International Journal of Electronics & Telecommunications, 2020, v. 66, n. 3, p. 535, doi. 10.24425/ijet.2020.134012
- By:
- Publication type:
- Article
Optimal Switching Characterization of High Speed CMOS Inverter Design Using Social Emotional Optimization Algorithm.
- Published in:
- Journal of Engineering Science & Technology Review, 2018, v. 11, n. 2, p. 182, doi. 10.25103/jestr.112.24
- By:
- Publication type:
- Article