A Configurable Accelerator for CNN‐Based Remote Sensing Object Detection on FPGAs.
- Published in:
- IET Computers & Digital Techniques (Wiley-Blackwell), 2024, v. 2024, p. 1, doi. 10.1049/2024/4415342
- By:
- Publication type:
- Article
Works matching IS 17518601 AND DT 2024 AND VI 2024
Results: 7
1
2
Adaptive Shrink and Shard Architecture Design for Blockchain Storage Efficiency.
- Published in:
- IET Computers & Digital Techniques (Wiley-Blackwell), 2024, v. 2024, p. 1, doi. 10.1049/2024/2280828
- By:
- Publication type:
- Article
3
E‐Commerce Logistics Software Package Tracking and Route Planning and Optimization System of Embedded Technology Based on the Intelligent Era.
- Published in:
- IET Computers & Digital Techniques (Wiley-Blackwell), 2024, v. 2024, p. 1, doi. 10.1049/2024/6687853
- By:
- Publication type:
- Article
4
A FPGA Accelerator of Distributed A3C Algorithm with Optimal Resource Deployment.
- Published in:
- IET Computers & Digital Techniques (Wiley-Blackwell), 2024, v. 2024, p. 1, doi. 10.1049/2024/7855250
- By:
- Publication type:
- Article
5
An Efficient RTL Design for a Wearable Brain–Computer Interface.
- Published in:
- IET Computers & Digital Techniques (Wiley-Blackwell), 2024, v. 2024, p. 1, doi. 10.1049/2024/5596468
- By:
- Publication type:
- Article
6
A Reconfigurable Coarse‐to‐Fine Approach for the Execution of CNN Inference Models in Low‐Power Edge Devices.
- Published in:
- IET Computers & Digital Techniques (Wiley-Blackwell), 2024, v. 2024, p. 1, doi. 10.1049/cdt2/6214436
- By:
- Publication type:
- Article
7
Accelerated and Highly Correlated ASIC Synthesis of AI Hardware Subsystems Using CGP.
- Published in:
- IET Computers & Digital Techniques (Wiley-Blackwell), 2024, v. 2024, p. 1, doi. 10.1049/2024/6623637
- By:
- Publication type:
- Article