A hardware oriented fuzzification algorithm and its VLSI implementation.

Haji Seyed Javadi, Mohammad; Mahdiani, Hamid; Zeinali Kh, Esmaeil

An efficient fuzzification algorithm named as Dynamic Precision Fuzzification (DPF) is introduced in this paper which is mainly developed for hardware implementation. The DPF which might be generally used with any piecewise linear membership function, exploits an inherent capacity of the normal fuzzification algorithm to improve its efficiency when realized in a finite-precision implementation bed such as digital VLSI. The accuracy simulation results of the DPF and normal fuzzification method are presented and compared to show the superiority of the DPF. As the word-length is the most important parameter in a finite-precision implementation environment which determines the system cost-precision trade-off, the simulation results show that DPF provides suitable precision improvements with respect to traditional fuzzification without increasing the system word-length. The VLSI synthesis results of both methods are also presented to show that this considerable accuracy improvement is achieved by an acceptable increase in its VLSI implementation costs in terms of area, delay, and power consumption with respect to traditional methods.

FUZZY algorithms; VERY large scale circuit integration; SIMULATION methods & models; FUZZY logic; ALGORITHMS

Soft Computing - A Fusion of Foundations, Methodologies & Applications, 2013, Vol 17, Issue 4, p683

1432-7643

Academic Journal

10.1007/s00500-012-0940-3