We found a match
Your institution may have rights to this item. Sign in to continue.
- Title
A 0.65-1.35 GHz synthesizable all-digital phase locked loop with quantization noise suppressing time-to-digital converter.
- Authors
BALCIOĞLU, Yalçın; DÜNDAR, Günhan
- Abstract
This paper presents a new quantization noise suppression method for a time-to-digital converter (TDC) and proposes an all-digital phase-locked loop (ADPLL) architecture using only standard cell logic gates. Using a new multiple input multiple output (MIMO) quantization noise suppression method provides an order of√ 2N improvement in TDC resolution with N parallel TDC channels. Suppressed noise in the TDC allows the ADPLL to achieve superior jitter performance in both theoretical calculations and simulation results. In order to allow fast portability between process nodes, short design cycle time, ease of modification, and exibility, ADPLL architecture is designed completely in register transfer level intensive Verilog code and the implementation is synthesized in order to obtain final microelectronic design schematics. In comparison to similar work in the literature, postlayout simulation results show that the designed ADPLL achieves period jitter of 1.78 psrms with a layout area of 0.09 mm2 in 65 nm CMOS process and power consumption of 17.5 mW at 800 MHz.
- Subjects
TIME-digital conversion; ELECTRIC oscillators; SIGNAL quantization; PHASE-locked loops; NANOTECHNOLOGY
- Publication
Turkish Journal of Electrical Engineering & Computer Sciences, 2017, Vol 25, Issue 3, p2410
- ISSN
1300-0632
- Publication type
Article
- DOI
10.3906/elk-1601-185