We found a match
Your institution may have rights to this item. Sign in to continue.
- Title
A Low-Memory Address Translation Mechanism for Flash-Memory Storage Systems.
- Authors
CHIN-HSIEN WU; CHEN-KAI JAN; TEI-WEI KUO
- Abstract
While flash-memory has been widely adopted for various embedded systems, the performance of address translation has become a critical issue for the design of flash translation layers. The aim of this paper is to improve the performance of existing designs by proposing a caching mechanism for efficient address translation. A replacement strategy with low-time complexity and low-memory requirements is proposed to cache the most recently used logical addresses. According to the experiments, the proposed method has shown its efficiency in the reducing of the address translation time.
- Subjects
FLASH memory; COMPUTER storage devices; EMBEDDED computer systems; CACHE memory; COMPUTER memory management; COMPUTATIONAL complexity; COMPUTER science
- Publication
Journal of Information Science & Engineering, 2011, Vol 27, Issue 5, p1713
- ISSN
1016-2364
- Publication type
Article