We found a match
Your institution may have rights to this item. Sign in to continue.
- Title
Security Path: An Emerging Design Methodology to Protect the FPGA IPs Against Passive/Active Design Tampering.
- Authors
Zamanzadeh, Sharareh; Jahanian, Ali
- Abstract
Modern FPGAs have a great market share in hardware prototyping, massive parallel systems and reconfigurable architectures. Although the field-programmability of FPGAs is an effective feature in the growth and diversity of their applications; it has caused security concerns for IPs/Designs on FPGAs. Recent researches show that a reliable mechanism is required to protect the IPs/applications on FPGAs against malicious manipulations during all stages of design lifecycle, especially when they are operating in the field. In this paper, we propose a new tamper-resistant design methodology (Security Path methodology) and a revised security-aware FPGA architecture. This methodology protects the configured design against tampering attacks in parallel with the normal operation of the circuit. When the attack is discovered, the normal data flow is obfuscated and the circuit is blocked. Experimental results show that this methodology provides near full coverage in tampering detection with overhead of 12.32 % in power, 12 % in delay and 38 % in area.
- Subjects
PRODUCT tampering; ARCHITECTURE; SECURITY management; DATA flow computing; ELECTRONIC data processing
- Publication
Journal of Electronic Testing, 2016, Vol 32, Issue 3, p329
- ISSN
0923-8174
- Publication type
Article
- DOI
10.1007/s10836-016-5593-1