We found a match
Your institution may have rights to this item. Sign in to continue.
- Title
An Analysis of Power and Stability of 6T SRAM Using Power Gating Technique.
- Authors
Kumar, Swati S.; Gour, Sonam; Soni, Gaurav
- Abstract
With continuous technology scaling, minimizing leakage power has become the prime area of concern in digital circuits. Different techniques were proposed to minimize the active leakage power in sub-micron technologies. In this paper, reduction in leakage power of 6T Static Random Access Memory (SRAM) is proposed using power gating technique. Power gating is the most effective technique to reduce the sub-threshold leakage current in the digital circuits. Initially, different analyses were done in terms of voltage scaling and sleep transistor width considering the Static Noise Margin (SNM), delay and power consumption in 6T SRAM. The analysis of power consumption was carried out with or without power gating using extensive simulation over HSPICE. The simulation results are based on the 32 nm and 45 nm Berkeley Predictive Technology Model (BPTM). The simulation results showed the effective leakage reduction and delay improvement with cell stability in memory array operation compared with the conventional 6T SRAM.
- Subjects
DIGITAL electronics; STRAY currents; RANDOM access memory; INTEGRATED circuit energy consumption; INTEGRATED circuit design
- Publication
IUP Journal of Electrical & Electronics Engineering, 2015, Vol 8, Issue 2, p35
- ISSN
2583-519X
- Publication type
Article