We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
FPGA Implementation of SC-FDE Timing Synchronization Algorithm.
- Authors
Suyuan Ji; Chao Chen; Yu Zhang
- Abstract
The single carrier frequency domain equalization (SC-FDE) technology is an important part of the broadband wireless access communication system, which can effectively combat the frequency selective fading in the wireless channel. In SC-FDE communication system, the accuracy of timing synchronization directly affects the performance of the SC-FDE system. In this paper, on the basis of Schmidl timing synchronization algorithm a timing synchronization algorithm suitable for FPGA (field programmable gate array) implementation is proposed. In the FPGA implementation of the timing synchronization algorithm, the sliding window accumulation, quantization processing and amplitude reduction techniques are adopted to reduce the complexity in the implementation of FPGA. The simulation results show that the algorithm can effectively realize the timing synchronization function under the condition of reducing computational complexity and hardware overhead.
- Publication
Journal of Information Processing Systems, 2019, Vol 15, Issue 4, p890
- ISSN
1976-913X
- Publication type
Article
- DOI
10.3745/JIPS.04.0127