We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
异构多核SoC处理器内部存储架构优化.
- Authors
张玄; 张多利; 宋宇鲲
- Abstract
The performance of microprocessors has been greatly improved by the development of heterogeneous multi-core technology. The bandwidth difference between the processor and external memory severely limits the performance of the processor, and the "Memory Wall" problem is becoming increasingly serious. For a heterogeneous multi-core SoC system in high-density computing, this study proposes a set of memory design scheme. The solution increases memory access bandwidth and reduces the frequency of accessing external memory by reusing some local free memory resources that have been idle for a long time as shared L2 cache. Meanwhile, the distributed high-speed shared L2 cache combined with the hierarchical storage structure of multi-channel parallel access to external storage alleviates the speed difference between system processing data and external storage, improves data access efficiency, and optimizes system performance. In terms of resource consumption and computing efficiency, the proposed design saves 69.36% of on-chip SRAM resources compared with ordinary L2 cache, provides 41.2% speedup ratio compared with non-cache structure, and reduces the overall task calculation time by about 40.6% on average.
- Subjects
INFORMATION storage &; retrieval systems; DATA warehousing; STATIC random access memory; COMPUTER systems; CACHE memory; MICROPROCESSORS; MEMORY
- Publication
Electronic Science & Technology, 2022, Vol 35, Issue 9, p44
- ISSN
1007-7820
- Publication type
Article
- DOI
10.16180/j.cnki.issn1007-7820.2022.09.007