We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
A Logic Optimization Method by Eliminating Redundant Multiple Faults from Higher to Lower Cardinality.
- Authors
PEIKUN WANG; AMIR MASAUD GHAREHBAGHI; MASAHIRO FUJITA
- Abstract
In this paper, we propose a logic optimization method to remove the redundancy in the circuit. The incremental Automatic Test Pattern Generation method is used to find the redundant multiple faults. In order to remove as many redundancies as possible, instead of removing the redundant single faults first, we clear up the redundant faults from higher cardinality to lower cardinality. The experiments prove that the proposed method can successfully eliminate more redundancies comparing to the redundancy removal command in the synthesis tool SIS.
- Subjects
MATHEMATICAL optimization; PATTERN generators; FAULT tolerance (Engineering); ELECTRONIC circuits; CARDINAL numbers
- Publication
IPSJ Transactions on System LSI Design Methodology, 2020, Vol 13, Issue 1, p35
- ISSN
1882-6687
- Publication type
Article
- DOI
10.2197/ipsjtsldm.13.35