We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
LDML: A Proposal to Reduce Leakage Power in DML Circuits.
- Authors
Yadav, Neetika; Pandey, Neeta; Nand, Deva
- Abstract
This paper puts forward a proposal to reduce leakage power in dual mode logic (DML) circuits by adapting LECTOR (LEakage Control TransistOR) technique and the circuits so obtained are referred to as L-DML circuits. The concept is elucidated through footed Type A and Type B DML based gates which are called LDML-TA and LDML-TB. The leakage power for two and four input NAND and NOR gates implemented through DML and LDML circuits is measured in static and dynamic mode through simulative investigations at 90 nm and 45 nm nodes using the Symica DE tool. The performance of the proposal is investigated using standard and high threshold transistor variants in LECTOR technique. The dependence of leakage power on temperature is also studied for both DML and LDML circuits. It is observed that the leakage power of the circuits exhibits an upward trend with lowering of technology node and increase in temperature irrespective of the mode of operation. In static mode, the maximum power saving for LDML-TA is 58.9% at 27 °C whereas the corresponding saving in LDML-TB is 66.6% for 2-input design. Similarly, the LDML-TA and LDML-TB show power saving of (28.5%, 58.9%) and (32.5%, 66.6%) in (pre-charge, evaluate) states respectively in dynamic mode.
- Subjects
LEAKAGE; NAND gates; TRANSISTORS
- Publication
Wireless Personal Communications, 2023, Vol 129, Issue 2, p1009
- ISSN
0929-6212
- Publication type
Article
- DOI
10.1007/s11277-023-10170-4