We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
A Robust Ultra-Low Voltage CPU Utilizing Timing-Error Prevention.
- Authors
Hiienkari, Markus; Teittinen, Jukka; Koskinen, Lauri; Turnquist, Matthew; Mäkipää, Jani; Rantala, Arto; Sopanen, Matti; Kaltiokallio, Mikko
- Abstract
To minimize energy consumption of a digital circuit, logic can be operated at sub- or near-threshold voltage. Operation at this region is challenging due to device and environment variations, and resulting performance may not be adequate to all applications. This article presents two variants of a 32-bit RISC CPU targeted for near-threshold voltage. Both CPUs are placed on the same die and manufactured in 28 nm CMOS process. They employ timing-error prevention with clock stretching to enable operation with minimal safety margins while maximizing performance and energy efficiency at a given operating point. Measurements show minimum energy of 3.15 pJ/cyc at 400 mV, which corresponds to 39% energy saving compared to operation based on static signoff timing.
- Subjects
CENTRAL processing units; LOW voltage systems; RISC microprocessors; CMOS logic circuits; DIGITAL electronics
- Publication
Journal of Low Power Electronics & Applications, 2015, Vol 5, Issue 2, p57
- ISSN
2079-9268
- Publication type
Article
- DOI
10.3390/jlpea5020057