We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
W 대역 CMOS 윌킨슨전력분배기.
- Authors
이병찬; 임정택; 이재은; 송재혁; 손정택; 김준형; 백민석; 박종성; 이은규; 김철영
- Abstract
This paper presents the design of W-band Wilkinson power divider using 65 nm bulk CMOS process. In this design, the quarter-wavelength (λ/4) transmission line was replaced with a lumped element, and a CRC structure was applied to the isolation network circuit. In addition, a metal wall was installed between the two output lines to enhance isolation. This power divider had a maximum insertion loss of 1.93 dB and a minimum isolation of 13.3 dB in the 75~110 GHz band. The return loss was more than 7.2 dB, and the size of the core was 0.2×0.12 mm².
- Subjects
COMPLEMENTARY metal oxide semiconductors; LUMPED elements; INSERTION loss (Telecommunication); ELECTRIC circuit networks; ELECTRIC lines; POWER dividers
- Publication
Journal of Korean Institute of Electromagnetic Engineering & Science / Han-Guk Jeonjapa Hakoe Nonmunji, 2023, Vol 34, Issue 9, p700
- ISSN
1226-3133
- Publication type
Article
- DOI
10.5515/KJKIEES.2023.34.9.700