We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
Efficient turbo product code decoder with Build‐In SRAM‐based transpose memory.
- Authors
Luo, Jianjun; Xu, Xiaoyu; Shen, Yifan; Huang, Boming; Wang, Wenkui
- Abstract
Turbo product codes (TPCs) have been widely used for bit error correction in high‐speed applications such as data storage. This letter introduces an efficient hard‐input hard‐output iterating TPC decoder module. A transpose memory utilizing static random access memory (SRAM) is integrated into the decoder to achieve a low hardware overhead. The transpose memory, based on an 8T SRAM bit‐cell, supports both horizontal (row‐wise), and vertical (column‐wise) read/write operations. It is prototyped under a 28nm high‐k/metal gate stack process with bit‐cell size of 0.582 µm2. This specialized SRAM significantly reduces the hardware overhead when compared with a register‐array‐based transpose memory without significant throughput loss. A field programmable gate array (FPGA) evaluation platform is utilized to emulate the TPC decoder module, and the maximum decoder throughput is up to 6.49 Gbps at 250 MHz.
- Subjects
FIELD programmable gate arrays; DATA warehousing; TURBO codes; PRODUCT coding; ITERATIVE decoding
- Publication
Electronics Letters (Wiley-Blackwell), 2024, Vol 60, Issue 15, p1
- ISSN
0013-5194
- Publication type
Article
- DOI
10.1049/ell2.13296