We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
Efficient Parallel Multi‐Bit Logic‐in‐Memory Based on a Ultrafast Ferroelectric Tunnel Junction Memristor.
- Authors
Ma, Chao; Tao, Linfeng; Luo, Zhen; Sun, Haoyang; Liu, Chuanchuan; Wang, Zijian; Zhou, Xiang; Jin, Xi; Yin, Yuewei; Li, Xiaoguang
- Abstract
Memristive logic‐in‐memory (LIM) is an attractive candidate for in‐memory computing and thus would overcome some of the issues concerning the von Neumann bottleneck, which has been intensively investigated. Here, a multi‐bit and functionally complete LIM strategy is designed to efficiently perform multi logical functions in parallel. This strategy is experimentally demonstrated by a multi‐bit ferroelectric tunnel junction (FTJ) memristor with a sub‐nanosecond operation speed which is nearly two orders of magnitude faster than the previous memristive LIM. Using the four resistance states (2‐bit) of only a single FTJ memristor cell, two logical computations are successfully performed in parallel, and the 16 complete Boolean logic functions are implemented within only two steps. In addition, the multi‐encoding schemes are proposed to further improve the efficiency and flexibility of parallel logical computations. Accordingly, the 1‐bit binary full adder can be implemented using as less as three parallel memristors by only performing five steps, and on this basis the N‐bit full adder can also be realized. These results provide a highly efficient LIM approach, which could be a promising candidate for future computing architecture.
- Subjects
TUNNELS; BOOLEAN functions; MEMRISTORS; MAGNITUDE (Mathematics); TUNNEL design &; construction; TUNNEL lining
- Publication
Advanced Electronic Materials, 2021, Vol 7, Issue 3, p1
- ISSN
2199-160X
- Publication type
Article
- DOI
10.1002/aelm.202000988