We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
Microprocessor Based on the Minimal Hardware Principle.
- Authors
Dobrovolskyi, V. K.
- Abstract
A project of the new RISC microprocessor architecture is proposed on the basis of the minimal hardware principle (the MHP RISC processor) targeted on effective parallelization. The notion of instruction group is postulated which is formed by the smart compiler. The header instruction of the group points out how many instructions should be issued in parallel. The concept of the flux as a composite of instruction stream and data flow, supported by certain flux hardware, and used for parallelization on higher levels is developed. Formats of typical instructions and their usage are explained on examples. A new method for the loop control which is applicable to loops with the increasing/decreasing numeric loop variable, and also, a new method for the branch parallelization are proposed. The proposed architecture does not contain simultaneous multithreading, register renaming, instruction reordering, out-of-order execution, speculative execution, superscalar execution, delayed branch, branch prediction which all require much hardware. These all are substituted by the notion of instruction group, concept of flux, special instructions, and strong compiler support.
- Subjects
RISC microprocessors; MICROPROCESSOR design &; construction; DATA flow computing; HARDWARE; COMPILERS (Computer programs)
- Publication
Èlektronnoe Modelirovanie, 2019, Vol 41, Issue 6, p77
- ISSN
0204-3572
- Publication type
Article
- DOI
10.15407/emodel.10.06.077