The article presents the design and implementation of a 71.5 to 81 GHz 6-bit active phase shifter in 40 nm CMOS technology. It incorporates a compact differential capacitor-free quadrature generator circuit (QGC) based on a folded transformer for I/Q generation and size reduction. It is reported that a transformer-based series peaking technique is employed for bandwidth extension.