We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
Energy-Aware Modeling of Scaled Heterogeneous Systems.
- Authors
Marowka, Ami
- Abstract
Many-core processors are accelerating the performance of contemporary high-performance systems. Managing power consumption within these systems demands low-power architectures to increase power savings. One of the promising solutions offered today by microprocessor architects is asymmetric microprocessors that integrate different core architectures on a single die. This paper presents analytical models based on scaled power metrics to analyze the impact of various architectural design choices on scaled performance and power savings. The power consumption implications of different processing schemes and various chip configurations were also analyzed. Analysis shows that by choosing the optimal chip configuration, energy efficiency and energy savings can be increased considerably.
- Subjects
ENERGY consumption management; MICROPROCESSOR energy consumption; MICROPROCESSOR design &; construction; CHIP scale packaging; MOORE'S law
- Publication
International Journal of Parallel Programming, 2017, Vol 45, Issue 5, p1026
- ISSN
0885-7458
- Publication type
Article
- DOI
10.1007/s10766-016-0453-2