We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
Performance Analysis of High Speed Radix-4 Booth Encoders in CMOS Technology.
- Authors
Gharabaghlo, Nader Sharifi; Khaneshan, Tohid Moradi
- Abstract
This review paper deals with performance analysis of the published works for circuit level realization of radix-4 Booth encoder/decoders. Starting from general concept of Booth algorithm in brief form, the conventional truth table is discussed. Subsequently, the modifications which led to the circuit level implementations along with the complete and comparative analysis for the selected works, is provided. Simulations using HSPICE for TSMC 0.18μm CMOS technology and 1.8V power supply have been performed for comparing these works. Considering the required optimizations applied to the mentioned works, it can be deduced that 1.5 XOR gate level delay is reachable for radix-4 Booth encoding scheme while the output waveforms are free of any glitches. The optimized version of Booth encoder has been embedded in a 16x16 bit parallel multiplier in which, the measured latency after post layout simulations is 1992ps; which demonstrates the high potential of chosen radix-4 Booth encoding scheme for utilization in high speed parallel multipliers.
- Subjects
SPEED; POWER resources; TECHNOLOGY; VIDEO coding
- Publication
Majlesi Journal of Electrical Engineering, 2019, Vol 13, Issue 3, p49
- ISSN
2345-377X
- Publication type
Article