We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
VLSI Implementation of Neural Network for Signal Compression & Decompression.
- Authors
Kshirsagar, S. R.; Vyas, A. O.; Raut, A. D.
- Abstract
Artificial intelligence is realized based on mathematical equations and artificial neurons. In the proposed design, our main focus is on the implementation of chip layout design for Feed Forward Neural Network Architecture (NNA) in VLSI for generic analog signal processing applications. The analog components like Gilbert Cell Multiplier (GCM), Adders, Neuron activation Function (NAF) are used in the implementation. This neural architecture is trained using Back propagation (BP) algorithm in analog domain with new techniques of weight storage. We are using 45nm CMOS technology for layout designing and verification of proposed neural network. The functionality of proposed design of neural network will be verified for analog operations like signal amplification and frequency multiplication.
- Subjects
VERY large scale circuit integration; ARTIFICIAL neural networks; ANALOG function generators; COMPUTER network architectures; ARTIFICIAL intelligence research
- Publication
International Journal of Advanced Research in Computer Science, 2013, Vol 4, Issue 9, p47
- ISSN
0976-5697
- Publication type
Article