We found a match
Your institution may have access to this item. Find your institution then sign in to continue.
- Title
Build Testbenches for Verification in Shift Register ICs using SystemVerilog.
- Authors
Widianto; H., M. Chasrun; Lis, Robert
- Abstract
A testbench is built to verify a functionality of a shift register IC (Integrated Circuit) from stuck-at-faults, stuck-at-1 as well as stuck-at-0. The testbench is supported by components, i.e., generator, interface, driver, monitor, scoreboard, environment, test, and testbench top. The IC consists of sequential logic circuits of D-type flip-flops. The faults may occur at interconnects between the circuits inside the IC. In order to examine the functionality from the faults, both the testbench and the IC are designed using SystemVerilog and simulated using Questasim simulator. Simulation results show the faults may be detected by the testbench. Moreover, the detected faults may be indicated by error statements in transcript results of the simulator.
- Subjects
INTEGRATED circuits testing; SHIFT registers; VERILOG (Computer hardware description language); ELECTRIC power system faults; SIMULATION methods &; models
- Publication
International Journal of Electronics & Telecommunications, 2022, Vol 68, Issue 3, p619
- ISSN
2081-8491
- Publication type
Article
- DOI
10.24425/ijet.2022.141281